Parent Topic
Errata Sheets, IBIS Models, & BSDL Files

Sub Topics
ib80c186_188.zip
ib186er.zip
ib186es.zip
ib186eslv.zip
am186em_pqfp_ibis.zip
am186em_tqfp_ibis.zip
am186emlv_pqfp_ibis.zip
am186emlv_tqfp_ibis.zip
am188em_pqfp_ibis.zip
am188em_tqfp_ibis.zip
am188emlv_pqfp_ibis.zip
am188emlv_tqfp_ibis.zip
ib186ed.zip
ib186edlv.zip
ib186cc-cu-ch.zip
ib386dx.zip
ib386sx.zip
ib386sxlv.zip
ib486dx.zip
ibsc300-310.zip
ibsc400-410.zip
ibsc520a1.zip
ibsc520b0.zip
ibk6-2+ k6iii+ standard.zip
ib240eh.zip

Related Information
Available Literature
Technical Support

Embedded Processors Home

IBIS Models

IBIS (the "I/O Buffer Information Specification" is an EIA Standard) models are behavioral models of input buffers, output buffers, and I/O buffers on IC Packages. Designers can use simulation tools and IBIS models to model the behavior of I/O buffers. For more information on IBIS Models, see the "I/O Buffer Modeling Cookbook" at this URL: http://www.eia.org/EIG/IBIS

Some IBIS models on this page were generated by:
Viewlogic Consulting Service
1385 Del Norte
Camarillo, CA 93010
http://www.viewlogic.com

Viewlogic markets simulation tools for using IBIS models and they generate and verify IBIS models for their customers. EPD provides IBIS models for EPD customers at no cost.